

AD-A191 982

FABRICATION OF POLYSILICON GATE FET IN LASER MELTED
SILICON ON SILICON DIOXIDE ON PLZT(U) NAVAL OCEAN
SYSTEMS CENTER SAN DIEGO CA M L BURGNER ET AL MAR 87


171

UNCLASSIFIED

F/G 9/1

NL





AD-A191 902

UNCLAS
SECURITY

REPORT DOCUMENTATION PAGE

1a. REPORT SECURITY CLASSIFICATION UNCLASSIFIED		1b. RESTRICTIVE MARKINGS	
2a. SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION/AVAILABILITY OF REPORT Approved for public release; distribution is unlimited.	
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE		5. MONITORING ORGANIZATION REPORT NUMBER(S)	
4. PERFORMING ORGANIZATION REPORT NUMBER(S)		7a. NAME OF MONITORING ORGANIZATION	
6a. NAME OF PERFORMING ORGANIZATION Naval Ocean Systems Center	6b. OFFICE SYMBOL (if applicable)	7b. ADDRESS (City, State and ZIP Code)	
6c. ADDRESS (City, State and ZIP Code) San Diego, CA 92152-5000		9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER	
8a. NAME OF FUNDING/SPONSORING ORGANIZATION Defense Advanced Research Projects Agency	8b. OFFICE SYMBOL (if applicable) DARPA	10. SOURCE OF FUNDING NUMBERS	
8c. ADDRESS (City, State and ZIP Code) 1400 Wilson Boulevard Arlington, VA 22209		PROGRAM ELEMENT NO 62301E	PROJECT NO EE87
		TASK NO DARPA	AGENCY ACCESSION NO. DN388 650
11. TITLE (include Security Classification) Fabrication of Polysilicon Gate FET in Laser Melted Silicon Dioxide on PLZT			
12. PERSONAL AUTHOR(S) M.L. Burgener			
13a. TYPE OF REPORT Journal Article	13b. TIME COVERED FROM _____ TO _____	14. DATE OF REPORT (Year, Month, Day) March 1987	15. PAGE COUNT
16. SUPPLEMENTARY NOTATION			
17. COSATI CODES		18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number)	
FIELD	GROUP	SUB-GROUP	
		N-Channel FET	
		polysilicon gate FET	
		Field effect transistors, Ferroelectric materials	
19. ABSTRACT (Continue on reverse if necessary and identify by block number)			
<p>N-channel Polysilicon-gate FETs have been fabricated in a laser-melted silicon-on-SiO₂-on-PLZT structure. Channel mobilities in the devices are 50 cm²/Vs with threshold and source-to-drain breakdown voltages as expected from the dielectric thickness and channel doping used. PLZT wafers subjected to the same processing temperatures still show an excellent electro-optic effect.</p> <p style="text-align: right;">Justification</p>			
20. DISTRIBUTION/AVAILABILITY OF ABSTRACT		21. ABSTRACT SECURITY CLASSIFICATION	
<input type="checkbox"/> UNCLASSIFIED/UNLIMITED <input checked="" type="checkbox"/> SAME AS RPT <input type="checkbox"/> DTIC USERS		UNCLASSIFIED	
22a. NAME OF RESPONSIBLE INDIVIDUAL M.L. Burgener		22b. TELEPHONE (include Area Code) 619-225-6221	22c. OFFICE SYMBOL Code 553

**DTIC
ELECTED**
MAR 11 1988

DD FORM 1473, 84 JAN

83 APR EDITION MAY BE USED UNTIL EXHAUSTED
ALL OTHER EDITIONS ARE OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE

FABRICATION OF POLYSILICON GATE FET IN LASER MELTED SILICON ON SILICON DIOXIDE ON PLZT

Indexing terms: Field-effect transistors, Ferroelectric materials

N-channel polysilicon-gate FETs have been fabricated in a laser-melted silicon-on-SiO₂-on-PLZT structure. Channel mobilities in the devices are 50 cm²/Vs with threshold and source-to-drain breakdown voltages as expected from the dielectric thickness and channel doping used. PLZT wafers subjected to the same processing temperatures still show an excellent electro-optic effect.

Lanthanum-modified lead-zirconate-titanate PLZT or [(Pb, La) (Zr, Ti) (O₃)] is a ferroelectric ceramic material known for its strong quadratic electro-optic effect, excellent transparency and relative ease of fabrication. These properties make it suitable for various electro-optic device applications such as memories and spatial light modulators.¹ The fabrication of silicon semiconductor switches on an electro-optic substrate² such as PLZT enables the realisation of a completely integrated optical switch. We report here on the preparation of silicon films on PLZT and the subsequent laser melting and device fabrication in these films.

2 in (51 mm)-diameter PLZT wafers were purchased commercially. The polysilicon and SiO₂ films were deposited at 750 °C in a horizontal reactor using silane, oxygen (if needed) and nitrogen gases all at atmospheric pressure. Wafers were first cleaned in a solution of hydrogen peroxide, ammonium hydroxide and deionised water (Standard Clean One or SC1), then rinsed in deionised water. 300 nm of SiO₂ was then deposited on the back side to protect the PLZT from the effect of subsequent acids (especially HF). Next, on the top side, a thick 3500 nm layer of SiO₂ was deposited, followed immediately by a 600 nm layer of polysilicon. The thick SiO₂ layer acted as a thermal buffer during the laser melting of the polysilicon.

Laser melting of the polysilicon layer was accomplished by using an argon ion laser in the TEM₀₁ mode. The dwell time of the laser was controlled by using a spatial filter to reduce the spot size in the direction of scanning and appropriately adjusting the scanning speed. This reduced dwell time, coupled with thermal isolation of the PLZT substrate from the polysilicon by the thick SiO₂ layer, allowed the melting of the polysilicon without damaging the temperature-sensitive

Fig. 1 shows a typical source/drain characteristic. The sharp 12 V breakdown is approximately what one expects from the channel implant (the bulk trailer wafers have a 15 V breakdown), indicating that high-quality recrystallised material has been achieved. Fig. 2 shows a family of curves of an FET on the PLZT structure. The threshold of 5.5 V is what one expects from the dielectric thickness and channel doping. The failure to reach saturation is accounted for by a high contact resistance. Mobility is measured in the linear region at low source-drain voltage and is approximately 50 cm²/Vs.




Fig. 2 I_D/V characteristics of N-channel FET made on PLZT structure
Offset = +8 V. There are eight steps at 2 V/step. $L = 4.5 \mu\text{m}$ and $W = 40 \mu\text{m}$

In conclusion, it has been demonstrated that it is possible to make device-quality silicon films on PLZT. Devices in these films show MOSFET behaviour with good breakdown and threshold characteristics. The PLZT wafers subjected to the same high-temperature steps as the processed PLZT wafer show no degradation in electro-optic properties. Further work is now in progress to make electro-optic switches in this silicon/PLZT structure and demonstrate the viability of using these switches in spatial light modulators (SLMs).

The authors would like to thank DARPA (J. Neff) for the funding of this work and R. E. Reedy for his many useful discussions.

M. L. BURGNER

Naval Ocean Systems Center
Code 553
San Diego, CA 92152-5000, USA

13th February 1987

T. H. LIN

Department of Electrical Engineering & Computer Science
University of California at San Diego
La Jolla, CA 92093, USA

References

- 1 LAND, C. E., and THACHER, P. D.: 'Ferroelectric ceramic electrooptic materials and devices', *Proc. IEEE*, 1969, 57, p. 751
- 2 REEDY, R. E., and LEE, S. H.: 'Silicon photodetectors integrated on a lithium tantalate substrate', *Appl. Phys. Lett.*, 1984, 44
- 3 BURGNER, M. L., and REEDY, R. E.: 'Temperature distributions produced in a two-layer structure by a scanning cw laser or electron beam', *J. Appl. Phys.* 1982, 53




Fig. 1 Source/drain characteristic of N-channel FET made on PLZT structure

Gate voltage = -10 V

END

DATE

FILMED

6-88

DTIC